

IS006346476B1

## (12) United States Patent Chang et al.

(10) Patent No.:

US 6,346,476 B1

(45) Date of Patent:

Feb. 12, 2002

(54) METHOD FOR ENHANCING LINE-TO-LINE CAPACITANCE UNIFORMITY OF PLASMA ENHANCED CHEMICAL VAPOR DEPOSITED (PECVD) INTER-METAL DIELECTRIC (IMD) LAYERS

(75) Inventors: Weng Chang, Taipei; Syun-Ming

Jang, Hsin-Chu, both of (TW)

(73) Assignee: Taiwan Semiconductor

Manufacturing Company, Hsin-Chu

(TW)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/405,057

(22) Filed: Sep. 27, 1999

(51) Int. Cl.<sup>7</sup> ...... H01L 21/44

438/680, 784, 763; 257/642

## (56) References Cited

U.S. PATENT DOCUMENTS

5,621,241 A 4/1997 Jain ...... 257/632

5,661,093	Α		8/1997	Ravi et al	438/763
5,759,906	Α		6/1998	Lou	438/623
5,800,621	Α		9/1998	Redeker et al	118/723
5,937,323	Α	*	8/1999	Orczyk et al	438/624
6,072,227	Α	+	6/2000	Yau et al	257/642
6,077,764	Α	*	6/2000	Sugiarto et al	438/597

<sup>\*</sup> cited by examiner

Primary Examiner—David Nelms Assistant Examiner—David Vu

(74) Attorney, Agent, or Firm—George O. Saile; Stephen B.

Ackerman; Stephen G. Stanton

## (57) ABSTRACT

A method for forming a dielectric layer. There is first provided a substrate. There is then formed over the substrate a patterned conductor layer. There is then formed upon the patterned conductor layer, while employing a plasma enhanced chemical vapor deposition (PECVD) method, a silicon containing dielectric layer, wherein when forming the silicon containing dielectric layer there is controlled a temperature of the substrate so that there is enhanced a line-to-line capacitance uniformity of the patterned conductor layer.

## 25 Claims, 2 Drawing Sheets

